Part Number Hot Search : 
BU252 C1G12 SD314 ISL6571 BCM1115R ISL6571 PYB20 RB160
Product Description
Full Text Search
 

To Download STA2059 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 STA2059
IN VEHICLE NAVIGATION/TELEMATICS SYSTEM ON CHIP
DATA BRIEF
1
FEATURES
ARM720 MCU - 32-bit RISC MCU with 3-stage pipeline. - Max. CPU frequency ~ 68 MHz. - Fully instructions compatible with the ARM7 family of processors. - 8 KByte Instruction + Data cache, 4-way setassociative. - Write buffer de-coupling CPU from system memory during write operations. - MMU for virtual to physical address mapping and memory protection. Memories - 16 KBytes Program RAM Memory - 4 KBytes on-chip boot ROM - External SDRAM Interface for up to 128 Mbytes SDRAM. - External Memory Interface (EMI) for up to 8 Mbytes SRAM, Flash, ROM. - ATAPI interface supporting PIO4 mode Nested interrupt controller - Fast interrupt handling with multiple vectors - 32 vectors with 16 IRQ priority levels - 2 maskable FIQ sources Clock, Reset and Supply Management - 3.3 V 5% operating supply range for Input/ Output, AD, ADAC. - 1.8 V 5% operating supply range for core supply, PLL, RTC and 32 kHz osc. - Internal system clocks generated by fully internal PLL - Power management providing different operating modes: RUN, SLEEP, STOP, STANDBY. 35 I/O ports - 35 multifunctional bidirectional I/O lines - 5 ports with interrupt capability 3 Timers - Two 16-bit programmable Timer modules with prescaler (fAPB divided by 1 to 256) driv-
Figure 1. Package
PQFP208 (28x28x3.4mm)
Table 1. Order Codes
Part Number STA2059 Package PQFP208
en from internal selectable clock (oscillator or CPU clock), output compare and input capture functions. - 16-bit Watchdog Timer with 8-bit prescaler
Digital Audio - 24-bit Audio Digital to Analog converter (ADAC) with digital volume control - Enhanced Serial Audio Interface (ESAI) supporting I2S format 6 Communications Interfaces - USB slave interface 1.1 compliant - C-CAN module compliant with the CAN specification V2.0 part B (active). - Two High-Speed Universal Asynchronous Receiver Transmitter (UART) for full-duplex asynchronous communication. - Two Buffered Serial Peripheral Interfaces (BSPI) for full-duplex, synchronous, communications with external devices, master or slave operation. A/D Converter - 11-bit resolution Analog/Digital Converter supporting 4 multiplexed inputs at up to 950 Hz sampling rate. Development Tools Support - 5-pin JTAG port (IEEE 1149.1 Standard) Package - 208-pin PQFP208 package. - -40C to 85C operating temperature range.
Rev. 1 1/4


September 2004
This is preliminary information on a new product now in development. Details are subject to change without notice.
STA2059
2
SYSTEM BLOCK DIAGRAM
The Figure 2 gives an overview of the complete processor, showing how ARM720T microcontroller and their peripherals are interfaced. Figure 2. Block Diagram
VDD VDD3
TDI TDO TMS TCK TRST
VDD3P VSSP
VDD3D VSSD
VDDPLL VSSPLL
VDDRTC
VSS
AVDD AGND
IREF B GFIL
POWER SUPPLY
MiClk MiClkEn Mid[0..31] Mia[0..13] MiCsN[0..3] RAS CAS MiWeN MiBls[0..3] Edata[0..15]/DD[0..15] Eadd[1..3]/DA[0..2] Eadd[4..21] Erdn/Diorn Ewr0n/Diown Ewr1n Ecs0n ICs0n ICs1n Iordy Irq
AHB I/F
Test/Emu Port
APB I/F AHB I/F APB I/F AHB I/F
APB I/F
SDRAMC
EMI
ARM720 Core
ATAPI
APB I/F
ASB Slave I/F
S-APB
APB I/F
DATA RAM
(4k x 32)
AHB Bridge
AHB Master I/F
A r b i t e r
AHB
ROM
(1k x 32)
ASync. APB Bridge
WDG
GPIO
CAN RAM
APB I/F
Port7
Port6
APB I/F
Port2
Sync. APB Bridge
CAN EFT1..2 UART1..2 BSPI0..1
CANRX CANTX
ECLK1
AHB A-APB
APB I/F
RxD[2..1] TxD[2..1]
APB I/F
PLL
AHB Master I/F
RCCU
APB I/F
EIC
APB I/F
APB I/F
DMA Ctrl
MISO[0..1] MOSI[0..1] SCK[0..1] USBCK
USB RAM
APB I/F
USB ADC Port1
AN0 AN1 AN2 AN3 (P1.3-0)
S-APB
APB I/F
APB I/F
APB I/F
APB I/F
APB I/F
APB I/F
RTC
GPIO ESAI
WIU
GPIO ADAC
RTCRST
RSTIN
32 kHz OSC
SC2 SC1 SC0 SRD STD0 SCK
Port3
Port4
H8DAC
OSCOUT OSCIN
VDDRTC dedicated suppl y
EXT_BOOT STOP_REQ EINT0 EINT1 EINT2 EINT3 EINT4
ECS1n Eready
OUTPL OUTPR (P1.4-7)
2/4
APB I/F
Port1
STA2059
Table 2. Revision History
Date September 2004 Revision 1 First Issue Description of Changes
3/4
STA2059
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners (c) 2004 STMicroelectronics - All rights reserved STMicroelectronics group of companies Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com
4/4


▲Up To Search▲   

 
Price & Availability of STA2059

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X